afonso360 opened PR #6920 from afonso360:riscv-simd-float-round
to bytecodealliance:main
:
:wave: Hey,
This PR Implements the floating point rounding instructions for SIMD values in the RISC-V backend. I'm not too familiar with the intricacies of this algorithm, I've mostly just copied what LLVM emits.
This PR also re-introduces CSR Instructions (deleted in #6267). CSR's are Control and Status Registers, which are used to hold architectural state such as Floating point round modes and Vector type state, etc..
Despite being part of the Zicsr extension, this extension is part of the minimum set of extensions that we need to function (i.e. it is required for floating point to work).
afonso360 requested cfallin for a review on PR #6920.
afonso360 requested wasmtime-compiler-reviewers for a review on PR #6920.
afonso360 requested wasmtime-default-reviewers for a review on PR #6920.
alexcrichton submitted PR review:
Nice, thanks!
afonso360 updated PR #6920.
afonso360 has enabled auto merge for PR #6920.
afonso360 merged PR #6920.
Last updated: Dec 23 2024 at 12:05 UTC