elliottt edited PR #5132 from trevor/ssa-assertions
to main
:
Add assertions to the
OperandCollector
that show we're not using pinned vregs, and usereg_fixed_nonallocatable
constraints when a real register is used with other constraint generation functions likereg_use
etc.I experimented with adding debug assertions that the reused operand referenced in
reg_reuse_def
constraints was compatible with the new constraint that would be generated. This didn't end up being possible as some backends will recursively process instructions when collecting operands, making it impossible without more invasive changes to tell where that operand is in the operand vector. Given that we would need to plumb through somewhat substantial changes to support adding debug assertions, I decided that rephrasing the existing warning comment about real registers would be good enough.
<!--Please ensure that the following steps are all taken care of before submitting
the PR.
[ ] This has been discussed in issue #..., or if not, please tell us why
here.[ ] A short description of what this does, why it is needed; if the
description becomes long, the matter should probably be discussed in an issue
first.[ ] This PR contains test cases, if meaningful.
- [ ] A reviewer from the core maintainer team has been assigned for this PR.
If you don't know who could review this, please indicate so. The list of
suggested reviewers on the right can help you.Please ensure all communication adheres to the code of conduct.
-->
elliottt edited PR #5132 from trevor/ssa-assertions
to main
:
Add assertions to the
OperandCollector
that show we're not using pinned vregs, and usereg_fixed_nonallocatable
constraints when a real register is used with other constraint generation functions likereg_use
etc.I experimented with adding debug assertions that the reused operand referenced in
reg_reuse_def
constraints was compatible with the new constraint that would be generated. This didn't end up being possible as some backends will recursively process instructions when collecting operands, making it impossible without more invasive changes to tell where that operand is in the operand vector. Given that we would need to plumb through somewhat substantial changes to support adding debug assertions, I decided that rephrasing the existing warning comment about real registers would be good enough.
<!--Please ensure that the following steps are all taken care of before submitting
the PR.
[ ] This has been discussed in issue #..., or if not, please tell us why
here.[ ] A short description of what this does, why it is needed; if the
description becomes long, the matter should probably be discussed in an issue
first.[ ] This PR contains test cases, if meaningful.
- [ ] A reviewer from the core maintainer team has been assigned for this PR.
If you don't know who could review this, please indicate so. The list of
suggested reviewers on the right can help you.Please ensure all communication adheres to the code of conduct.
-->
elliottt has marked PR #5132 as ready for review.
elliottt requested cfallin for a review on PR #5132.
cfallin submitted PR review.
elliottt merged PR #5132.
Last updated: Nov 22 2024 at 17:03 UTC