Wasmtime GitHub notifications bot (Oct 25 2022 at 17:24): Wasmtime GitHub notifications bot (Oct 25 2022 at 17:24):uweigand opened PR #5121 from s390x-regalloc-check-lane to main:
For VecInsertLane[Undef] and VecExtractLane, if lane_reg is zero_reg(), the instruction does not actually use any register value.
Fixes https://github.com/bytecodealliance/wasmtime/issues/5090
CC @cfallin
<!--
Please ensure that the following steps are all taken care of before submitting
the PR.
[ ] This has been discussed in issue #..., or if not, please tell us why
here.[ ] A short description of what this does, why it is needed; if the
description becomes long, the matter should probably be discussed in an issue
first.[ ] This PR contains test cases, if meaningful.
- [ ] A reviewer from the core maintainer team has been assigned for this PR.
If you don't know who could review this, please indicate so. The list of
suggested reviewers on the right can help you.Please ensure all communication adheres to the code of conduct.
-->
Wasmtime GitHub notifications bot (Oct 25 2022 at 17:36):cfallin submitted PR review.
Wasmtime GitHub notifications bot (Oct 25 2022 at 17:36):cfallin has enabled auto merge for PR #5121.
Wasmtime GitHub notifications bot (Oct 25 2022 at 18:04):cfallin merged PR #5121.
Last updated: Dec 23 2024 at 12:05 UTC