uweigand opened PR #10774 from uweigand:s390x-ldbl to bytecodealliance:main:
This adds all missing operations to fully support f128 at the same level as f64 and f32 on s390x. The implementation is mostly a straightfoward extension of existing support, using the same vector instruction set. The exception is conversion between integer and f128, where we have to use the older floating-point instructions that use FPR register pairs to hold a f128 value. As regalloc does not support pairs, those registers are hard-coded, just as is done for the few instructions that require GPR register pairs.
<!--
Please make sure you include the following information:
If this work has been discussed elsewhere, please include a link to that
conversation. If it was discussed in an issue, just mention "issue #...".Explain why this change is needed. If the details are in an issue already,
this can be brief.Our development process is documented in the Wasmtime book:
https://docs.wasmtime.dev/contributing-development-process.htmlPlease ensure all communication follows the code of conduct:
https://github.com/bytecodealliance/wasmtime/blob/main/CODE_OF_CONDUCT.md
-->
uweigand requested cfallin for a review on PR #10774.
uweigand requested wasmtime-compiler-reviewers for a review on PR #10774.
github-actions[bot] commented on PR #10774:
Subscribe to Label Action
cc @cfallin, @fitzgen
<details>
This issue or pull request has been labeled: "cranelift", "isle"Thus the following users have been cc'd because of the following labels:
- cfallin: isle
- fitzgen: isle
To subscribe or unsubscribe from this label, edit the <code>.github/subscribe-to-label.json</code> configuration file.
Learn more.
</details>
cfallin submitted PR review:
Thanks for this implementation -- looks good!
cfallin merged PR #10774.
Last updated: Dec 06 2025 at 07:03 UTC